Invention Grant
US07864909B2 Signal delay structure in high speed bit stream demultiplexer 有权
高速位流解复用器中的信号延迟结构

Signal delay structure in high speed bit stream demultiplexer
Abstract:
A signal delay structure and method of reducing skew between clock and data signals in a high-speed serial communications interface includes making a global adjustment to the clock signal in the time domain to compensate for a component of the skew that is common between the clock and all data signals. This can include skew caused by the variation in frequency of the input clock from a nominal value, misalignment between the phase of the clock and data generated at the source of the two signals. The global adjustment is made through a delay component that is common to all of the clock signal lines for which skew with data signals is to be compensated. A second level adjustment is made that compensates for the component of the skew that is common to the clock and a subset of the data signals.
Public/Granted literature
Information query
Patent Agency Ranking
0/0