Invention Grant
US07875552B2 Methods of forming integrated circuit chips having vertically extended through-substrate vias therein and chips formed thereby 有权
形成其中具有垂直延伸的穿过基板通孔的集成电路芯片的方法以及由此形成的芯片

Methods of forming integrated circuit chips having vertically extended through-substrate vias therein and chips formed thereby
Abstract:
Methods of forming an integrated circuit device include forming an interlayer dielectric layer on a first surface of a semiconductor substrate and then forming an interconnect hole that extends through the interlayer dielectric layer and into the semiconductor substrate. A first sidewall spacer layer is formed on a sidewall of the interconnect hole. The semiconductor substrate at a bottom of the interconnect hole is isotropically etched to define an undercut recess in the semiconductor substrate. This etching step is performed using the first sidewall spacer layer as an etching mask. The interconnect hole and the uncut recess are then filled with a through-via electrode. A second surface of the semiconductor substrate is removed for a sufficient duration to expose the uncut recess containing the through-via electrode.
Information query
Patent Agency Ranking
0/0