Invention Grant
- Patent Title: Method of forming a low resistance semiconductor contact and structure therefor
- Patent Title (中): 形成低电阻半导体触点及其结构的方法
-
Application No.: US12766601Application Date: 2010-04-23
-
Publication No.: US07939897B2Publication Date: 2011-05-10
- Inventor: Gordon M. Grivna , Prasad Venkatraman
- Applicant: Gordon M. Grivna , Prasad Venkatraman
- Applicant Address: US AZ Phoenix
- Assignee: Semiconductor Components Industries, LLC
- Current Assignee: Semiconductor Components Industries, LLC
- Current Assignee Address: US AZ Phoenix
- Agent Robert F. Hightower
- Main IPC: H01L21/02
- IPC: H01L21/02

Abstract:
In one embodiment, silicide layers are formed on two oppositely doped adjacent semiconductor regions. A conductor material is formed electrically contacting both of the two silicides.
Public/Granted literature
- US20100219531A1 METHOD OF FORMING A LOW RESISTANCE SEMICONDUCTOR CONTACT AND STRUCTURE THEREFOR Public/Granted day:2010-09-02
Information query
IPC分类: