Invention Grant
US07960229B2 Metal oxide semiconductor transistor with reduced gate height, and related fabrication methods 有权
具有降低栅极高度的金属氧化物半导体晶体管及相关制造方法

Metal oxide semiconductor transistor with reduced gate height, and related fabrication methods
Abstract:
A metal oxide semiconductor transistor device having a reduced gate height is provided. One embodiment of the device includes a substrate having a layer of semiconductor material, a gate structure overlying the layer of semiconductor material, and source/drain recesses formed in the semiconductor material adjacent to the gate structure, such that remaining semiconductor material is located below the source/drain recesses. The device also includes shallow source/drain implant regions formed in the remaining semiconductor material, and epitaxially grown, in situ doped, semiconductor material in the source/drain recesses.
Information query
Patent Agency Ranking
0/0