发明授权
US07962730B2 Replaying memory operation assigned a load/store buffer entry occupied by store operation processed beyond exception reporting stage and retired from scheduler
有权
重新分配内存操作，分配一个加载/存储缓冲区条目，由存储操作占用，处理超出异常报告阶段，并从调度程序中退出
- 专利标题： Replaying memory operation assigned a load/store buffer entry occupied by store operation processed beyond exception reporting stage and retired from scheduler
- 专利标题（中）： 重新分配内存操作，分配一个加载/存储缓冲区条目，由存储操作占用，处理超出异常报告阶段，并从调度程序中退出
-
申请号： US12323266申请日： 2008-11-25
-
公开(公告)号： US07962730B2公开(公告)日： 2011-06-14
- 发明人: Wei-Han Lien , Po-Yung Chang
- 申请人： Wei-Han Lien , Po-Yung Chang
- 申请人地址： US CA Cupertino
- 专利权人： Apple Inc.
- 当前专利权人： Apple Inc.
- 当前专利权人地址： US CA Cupertino
- 代理机构： Meyertons, Hood, Kivlin, Kowert & Goetzel, P.C.
- 代理商 Lawrence J. Merkel
- 主分类号： G06F9/312
- IPC分类号： G06F9/312
摘要：
In one embodiment, a processor comprises a retire unit and a load/store unit coupled thereto. The retire unit is configured to retire a first store memory operation responsive to the first store memory operation having been processed at least to a pipeline stage at which exceptions are reported for the first store memory operation. The load/store unit comprises a queue having a first entry assigned to the first store memory operation. The load/store unit is configured to retain the first store memory operation in the first entry subsequent to retirement of the first store memory operation if the first store memory operation is not complete. The queue may have multiple entries, and more than one store may be retained in the queue after being retired by the retire unit.
公开/授权文献
- US20090077560A1 Strongly-Ordered Processor with Early Store Retirement 公开/授权日：2009-03-19
信息查询
