Invention Grant
US07978539B2 Semiconductor device having resistance based memory array, method of reading, and systems associated therewith 有权
具有基于电阻的存储器阵列,读取方法和与其相关联的系统的半导体器件

Semiconductor device having resistance based memory array, method of reading, and systems associated therewith
Abstract:
In one embodiment, the semiconductor device includes a non-volatile memory cell array. Memory cells of the non-volatile memory cell array are resistance based, and each memory cell has a resistance that changes over time after data is written into the memory cell. A write address buffer is configured to store write addresses associated with data being written into the non-volatile memory cell array, and a read unit is configured to perform a read operation to read data from the non-volatile memory cell array. The read unit is configured to control a read current applied to the non-volatile memory cell array during the read operation based on whether a read address matches one of the stored write addresses and at least one indication of settling time of the data being written into the non-volatile memory cell array.
Information query
Patent Agency Ranking
0/0