发明授权
US07996642B1 Digital locked loop on channel tagged memory requests for memory optimization 有权
数字锁定环通道标记内存请求进行内存优化

  • 专利标题: Digital locked loop on channel tagged memory requests for memory optimization
  • 专利标题(中): 数字锁定环通道标记内存请求进行内存优化
  • 申请号: US12107694
    申请日: 2008-04-22
  • 公开(公告)号: US07996642B1
    公开(公告)日: 2011-08-09
  • 发明人: Ronald Smith
  • 申请人: Ronald Smith
  • 申请人地址: BM
  • 专利权人: Marvell International Ltd.
  • 当前专利权人: Marvell International Ltd.
  • 当前专利权人地址: BM
  • 主分类号: G06F12/00
  • IPC分类号: G06F12/00
Digital locked loop on channel tagged memory requests for memory optimization
摘要:
A method and system for performing memory optimization. The method includes receiving from a processor a plurality of read/write requests, wherein at least a portion of the read/write requests are assigned respective identifiers for associating related ones of the read/write requests; measuring arrival times of the read/write requests assigned to each of the identifiers; determining a periodicity and a phase of the read/write requests based on the identifiers in order to determine predicted arrival times of future read/write requests assigned to each of the identifiers; creating a real-time schedule of memory requests using the arrival times of the read/write requests and the predicted arrival times of the future read/write requests; using the real-time schedule to determine idle periods where none of the read/write requests will be received; and performing opportunistic functions during the idle periods, including performing at least one of garbage collection and translation cache pre-fetch.
信息查询
0/0