发明授权
US08024551B2 Pipelined digital signal processor 有权
流水线数字信号处理器

Pipelined digital signal processor
摘要:
Reducing pipeline stall between a compute unit and address unit in a processor can be accomplished by computing results in a compute unit in response to instructions of an algorithm; storing in a local random access memory array in a compute unit predetermined sets of functions, related to the computed results for predetermined sets of instructions of the algorithm; and providing within the compute unit direct mapping of computed results to related function.
公开/授权文献
信息查询
0/0