Invention Grant
US08046647B2 TAP sampling at double rate 有权
TAP采样率为双倍

TAP sampling at double rate
Abstract:
An integrated circuit comprising: at least one test input for receiving test data; test control circuitry between the at least one test input and circuitry to be tested; wherein the test data is clocked in on a rising clock edge and a falling clock edge.
Public/Granted literature
Information query
Patent Agency Ranking
0/0