Invention Grant
US08117363B2 Memory module capable of improving the integrity of signals transmitted through a data bus and a command/address bus, and a memory system including the same 有权
能够提高通过数据总线和命令/地址总线传输的信号的完整性的存储器模块,以及包括其的存储器系统

Memory module capable of improving the integrity of signals transmitted through a data bus and a command/address bus, and a memory system including the same
Abstract:
A memory module and a related memory system are disclosed. The memory module comprises a semiconductor memory having a data output buffer, a data input buffer, a command/address input buffer and a first termination resistor unit connected to a data bus. The memory module further comprises a second termination resistor unit connected to an internal command/address bus. First and second termination resistor units are preferably of different resistive value and/or type.
Information query
Patent Agency Ranking
0/0