Invention Grant
US08120152B2 Advanced quad flat no lead chip package having marking and corner lead features and manufacturing methods thereof
有权
具有标记和拐角引线特征的高级四边形无铅芯片封装及其制造方法
- Patent Title: Advanced quad flat no lead chip package having marking and corner lead features and manufacturing methods thereof
- Patent Title (中): 具有标记和拐角引线特征的高级四边形无铅芯片封装及其制造方法
-
Application No.: US12192761Application Date: 2008-08-15
-
Publication No.: US08120152B2Publication Date: 2012-02-21
- Inventor: Pao-Huei Chang Chien , Ping-Cheng Hu , Chien-Wen Chen
- Applicant: Pao-Huei Chang Chien , Ping-Cheng Hu , Chien-Wen Chen
- Applicant Address: TW Kaosiung
- Assignee: Advanced Semiconductor Engineering, Inc.
- Current Assignee: Advanced Semiconductor Engineering, Inc.
- Current Assignee Address: TW Kaosiung
- Agency: Cooley LLP
- Main IPC: H01L23/495
- IPC: H01L23/495

Abstract:
A semiconductor package and related methods are described. In one embodiment, the package includes a die pad, a first plurality of leads disposed in a lead placement area around the die pad, a second plurality of leads disposed in corner regions of the lead placement area, a semiconductor chip on the die pad and coupled to each lead, and a package body. Each lead includes an upper sloped portion and a lower sloped portion. An average of surface areas of lower surfaces of each of the second plurality of leads is at least twice as large as an average of surface areas of lower surfaces of each of the first plurality of leads. The package body substantially covers the upper sloped portions of the leads. The lower sloped portions of the leads at least partially extend outwardly from a lower surface of the package body.
Public/Granted literature
Information query
IPC分类: