Invention Grant
US08161224B2 Interface between a twin-wire bus and a single-wire bus 有权
双线总线和单线总线之间的接口

Interface between a twin-wire bus and a single-wire bus
Abstract:
A method and a device for converting a first bus including at least a data wire and a clock wire into a single-wire bus, wherein a data bit of the first bus is converted on half a period of the clock signal for transmission over the second bus, a waiting pattern being placed on the second bus during the other half-period.
Public/Granted literature
Information query
Patent Agency Ranking
0/0