Invention Grant
- Patent Title: Processor apparatus
- Patent Title (中): 处理器设备
-
Application No.: US12331587Application Date: 2008-12-10
-
Publication No.: US08170205B2Publication Date: 2012-05-01
- Inventor: Koichi Takeda
- Applicant: Koichi Takeda
- Applicant Address: JP
- Assignee: Lapis Semiconductor Co., Ltd.
- Current Assignee: Lapis Semiconductor Co., Ltd.
- Current Assignee Address: JP
- Agency: Studebaker & Brackett PC
- Agent Donald R. Studebaker
- Priority: JP2007-339040 20071228
- Main IPC: H04K1/04
- IPC: H04K1/04 ; H04N7/167 ; H04L9/00 ; G06F11/30

Abstract:
The control unit includes a CPU which generates an access signal for performing writing or reading on the external memory, encryption/decryption means which, when the access signal is used for writing, encrypts an address designated by the CPU to generate a write address and encrypts write data contained in the access signal to generate write encrypted data, and which, when the access signal is used for reading, encrypts an address designated by the CPU to generate a read address and decrypts the encrypted data read from the external memory to generate plaintext data, and external control means which writes the write encrypted data in a position designated by the write address generated by the encryption/decryption means and which reads the encrypted data from a position designated by the read address generated by the encryption/decryption means and supplies the same to the encryption/decryption means for its decryption.
Public/Granted literature
- US20090172415A1 PROCESSOR APPARATUS Public/Granted day:2009-07-02
Information query