发明授权
US08245168B2 Method and apparatus for generating memory models and timing database
失效
用于生成内存模型和计时数据库的方法和装置
- 专利标题: Method and apparatus for generating memory models and timing database
- 专利标题(中): 用于生成内存模型和计时数据库的方法和装置
-
申请号: US12508320申请日: 2009-07-23
-
公开(公告)号: US08245168B2公开(公告)日: 2012-08-14
- 发明人: Alexandre Andreev , Andrey Nikitin , Ranko Scepanovic , Igor A. Vikhliantsev
- 申请人: Alexandre Andreev , Andrey Nikitin , Ranko Scepanovic , Igor A. Vikhliantsev
- 申请人地址: US CA Milpitas
- 专利权人: LSI Corporation
- 当前专利权人: LSI Corporation
- 当前专利权人地址: US CA Milpitas
- 代理机构: Westman, Champlin & Kelly, P.A.
- 代理商 David D. Brush
- 主分类号: G06F17/50
- IPC分类号: G06F17/50
摘要:
A method and apparatus are provided for creating and using a memory timing database. A plurality of characterization memories are defined, which can be mapped to a memory resource. Each characterization memory has different memory parameters. A plurality of variants of tiling each characterization memory to the memory resource are also defined. Timing characteristics of each tiling variant of each characterization memory are stored in the memory timing database for the memory resource based on sets of input ramptimes and output loads.
公开/授权文献
信息查询