Invention Grant
US08255855B2 Routing nets over circuit blocks in a hierarchical circuit design 有权
在分层电路设计中的路由网络过电路块

Routing nets over circuit blocks in a hierarchical circuit design
Abstract:
Some embodiments of the present invention provide a system that routes nets over circuit blocks in a hierarchical circuit design. During operation, the system can receive a set of circuit blocks. At least some terminals of the circuit blocks may be desired to be electrically linked together using a net which is expected to be routed over one or more circuit blocks. The system may divide an area associated with a block (e.g., an area in a metal layer which is situated above the block) into a set of tiles. Next, the system may assign costs to at least some of the tiles in the set of tiles. The system can then use the costs during routing. Note that using the costs of the tiles during routing makes it more likely that buffers can be used wherever required to meet slew and timing requirements.
Public/Granted literature
Information query
Patent Agency Ranking
0/0