Invention Grant
- Patent Title: System and method for optimized error correction in flash memory arrays
- Patent Title (中): 用于闪存阵列优化纠错的系统和方法
-
Application No.: US11963078Application Date: 2007-12-21
-
Publication No.: US08261124B2Publication Date: 2012-09-04
- Inventor: Richard Carmichael
- Applicant: Richard Carmichael
- Applicant Address: US CA Sunnyvale
- Assignee: Spansion LLC
- Current Assignee: Spansion LLC
- Current Assignee Address: US CA Sunnyvale
- Agency: Turocy & Watson, LLP
- Main IPC: G06F11/00
- IPC: G06F11/00 ; G06F11/16

Abstract:
Systems and/or methods that facilitate that facilitate error correction of data stored in memory components, such as flash memory devices are presented. An optimized correction component can be used to break data into two or more data blocks. The optimized correction component can facilitated creating one or two redundancy blocks that can be associated with the data blocks, wherein data blocks and the redundancy blocks can be assembled into a data stripe that can be stored in three or more of the memory components. Upon retrieval of the data stripe, the optimal correction component, an error correction code (ECC) component or a combination thereof can correct data blocks that contain errors wherein the decision whether the optimized correction component or the error correction code (ECC) component corrects the errors can be based in part on a predetermined criteria.
Public/Granted literature
- US20090164836A1 ERROR CORRECTION IN FLASH MEMORY ARRAY Public/Granted day:2009-06-25
Information query