发明授权
US08291396B1 Scheduling optimization of aliased pointers for implementation on programmable chips 有权
对可编程芯片实现的别名指针进行调度优化

Scheduling optimization of aliased pointers for implementation on programmable chips
摘要:
Various high-level languages are used to specify hardware designs on programmable chips. The high-level language programs include pointer operations that may have same iteration and future iteration dependencies. Single loop iteration pointer dependencies are considered when memory accesses are assigned to clock cycles. Multiple loop iteration pointer dependencies are considered when determining how often new data can be entered into the generated hardware pipeline without causing memory corruption. A buffer can be used to forward data from a memory write to a future read.
公开/授权文献
信息查询
0/0