Invention Grant
US08299592B2 Cube semiconductor package composed of a plurality of stacked together and interconnected semiconductor chip modules
失效
立方体半导体封装由多个堆叠在一起并且互连的半导体芯片模块组成
- Patent Title: Cube semiconductor package composed of a plurality of stacked together and interconnected semiconductor chip modules
- Patent Title (中): 立方体半导体封装由多个堆叠在一起并且互连的半导体芯片模块组成
-
Application No.: US12489626Application Date: 2009-06-23
-
Publication No.: US08299592B2Publication Date: 2012-10-30
- Inventor: Min Suk Suh , Seung Hyun Lee
- Applicant: Min Suk Suh , Seung Hyun Lee
- Applicant Address: KR Gyeonggi-do
- Assignee: Hynix Semiconductor Inc.
- Current Assignee: Hynix Semiconductor Inc.
- Current Assignee Address: KR Gyeonggi-do
- Agency: Ladas & Parry LLP
- Priority: KR10-2009-0006134 20090123
- Main IPC: H01L23/48
- IPC: H01L23/48 ; H01L23/02 ; H01L29/40

Abstract:
A cube semiconductor package includes one or more stacked together and interconnected semiconductor chip modules. The cube semiconductor package includes a semiconductor chip module and connection members. The semiconductor chip module includes a semiconductor chip which has a first and second surface, side surfaces, bonding pads, through-electrodes and redistribution lines. The second surface faces away from the first surface. The side surfaces connect to the first and second surfaces. The bonding pads are placed on the first surface. The through-electrodes pass through the first and second surfaces. The redistribution lines are placed at least on one of the first and second surfaces and are electrically connected to the through-electrodes and the bonding pads, and have ends flush with the side surfaces. The connection members are placed on the side surfaces and electrically connected with the ends of the redistribution lines.
Public/Granted literature
Information query
IPC分类: