Invention Grant
US08321777B2 Cyclic redundancy check code generating circuit, semiconductor memory device, and method of driving semiconductor memory device 有权
循环冗余校验码产生电路,半导体存储器件以及驱动半导体存储器件的方法

Cyclic redundancy check code generating circuit, semiconductor memory device, and method of driving semiconductor memory device
Abstract:
Disclosed are a semiconductor memory device, and a method of driving the same, and a cyclic redundancy check code generating circuit capable of performing cyclic redundancy check. A semiconductor memory device according to an aspect of the present invention includes a memory cell array, a data processing unit receiving data that is read from the memory cell array and selectively outputting at least some of the data according to ordering information, bit structure information, and burst length information, and a check code generating unit generating a cyclic redundancy check code to detect an error in the data being output, the check code generating unit generating and outputting the cyclic redundancy check code by using the read data, the ordering information, the bit structure information, and the burst length information.
Information query
Patent Agency Ranking
0/0