Invention Grant
- Patent Title: Combined memories in integrated circuits
- Patent Title (中): 集成电路中的组合存储器
-
Application No.: US13425256Application Date: 2012-03-20
-
Publication No.: US08347254B2Publication Date: 2013-01-01
- Inventor: Robert Norman
- Applicant: Robert Norman
- Applicant Address: US CA Sunnyvale
- Assignee: Unity Semiconductor Corporation
- Current Assignee: Unity Semiconductor Corporation
- Current Assignee Address: US CA Sunnyvale
- Agency: Stolowitz Ford Cowger LLP
- Main IPC: G06F17/50
- IPC: G06F17/50

Abstract:
Combined memories in integrated circuits are described, including determining a first requirement for logic blocks, determining a second requirement for memory blocks including a vertical configuration for the memory bocks, and compiling a design for the integrated circuit using the first requirement and the second requirement. The memory blocks may include non-volatile two-terminal cross-point memory arrays. The non-volatile two-terminal cross-point memory arrays can be formed on top of a logic plane. The logic plane can be fabricated in a substrate. The non-volatile two-terminal cross-point memory arrays may be vertically stacked upon one another to form a plurality of memory planes. The memory planes can be portioned into sub-planes. One or more different memory types such as Flash, SRAM, DRAM, and ROM can be emulated by the plurality of memory planes and/or sub-planes. The non-volatile two-terminal cross-point memory arrays can include a plurality of two-terminal memory elements.
Public/Granted literature
- US20120176840A1 Combined Memories In Integrated Circuits Public/Granted day:2012-07-12
Information query