Invention Grant
US08351286B2 Test method for screening manufacturing defects in a memory array 有权
用于筛选存储器阵列中的制造缺陷的测试方法

Test method for screening manufacturing defects in a memory array
Abstract:
A method of screening manufacturing defects at a memory array may include programming a background pattern of physically inverse data along conductive lines extending in a first direction. The programming may include providing a program conductive line with a high value. The method may further include programming a memory cell at an intersection of the program conductive line and a conductive line extending in a second direction to a selected high value, and determining whether a cell initially at a low value and associated with a conductive line extending in the first direction and adjacent to the program conductive line is disturbed.
Public/Granted literature
Information query
Patent Agency Ranking
0/0