Invention Grant
US08397029B2 System and method for cache coherency in a multiprocessor system 有权
多处理器系统中高速缓存一致性的系统和方法

System and method for cache coherency in a multiprocessor system
Abstract:
A method for maintaining cache coherency operates in a data processing system with a system memory and a plurality of processing units (PUs), each PU having a cache, and each PU coupled to at least another one of the plurality of PUs. A first PU receives a first data block for storage in a first cache of the first PU. The first PU stores the first data block in the first cache. The first PU assigns a first coherency state and a first tag to the first data block, wherein the first coherency state is one of a plurality of coherency states that indicate whether the first PU has accessed the first data block. The plurality of coherency states further indicate whether, in the event the first PU has not accessed the first data block, the first PU received the first data block from a neighboring PU.
Public/Granted literature
Information query
Patent Agency Ranking
0/0