Invention Grant
- Patent Title: Electronic component and electronic device
- Patent Title (中): 电子元器件及电子元器件
-
Application No.: US12759417Application Date: 2010-04-13
-
Publication No.: US08441799B2Publication Date: 2013-05-14
- Inventor: Hitoshi Takeuchi , Keiji Sato , Kiyoshi Aratake , Masashi Numata , Takahiko Nakamura , Daisuke Terada , Takeshi Sugiyama
- Applicant: Hitoshi Takeuchi , Keiji Sato , Kiyoshi Aratake , Masashi Numata , Takahiko Nakamura , Daisuke Terada , Takeshi Sugiyama
- Applicant Address: JP Chiba
- Assignee: Seiko Instruments Inc.
- Current Assignee: Seiko Instruments Inc.
- Current Assignee Address: JP Chiba
- Agency: Brinks Hofer Gilson & Lione
- Priority: JP2009-116886 20090513; JP2009-116887 20090513; JP2009-116888 20090513
- Main IPC: H05K1/00
- IPC: H05K1/00 ; H05K1/18 ; H05K7/00

Abstract:
To provide an improved solderability for mounting an electronic component onto a circuit board, a package of an electronic component (1) is formed by bonding together a base (3) made of glass and a lid (2). Outer electrodes (8) and (18) are formed on a bottom surface of the base (3), and the outer electrodes (8) and (18) are respectively connected to through electrodes (7) and (17). The outer electrodes (8) and (18) each have a laminated structure of three CrAu layers, that is, from a Cr layer (first layer) to an Au layer (sixth layer). When the outer electrodes (8) and (18) are soldered onto a circuit board, the Au layers as the second, fourth, and sixth layers are dissolved into solder, whereas the Cr layers as the third and fifth layers, which hardly form an intermetallic compound with solder, are separated to remain in solder.
Public/Granted literature
- US20100290201A1 ELECTRONIC COMPONENT, MANUFACTURING METHOD FOR ELECTRONIC COMPONENT, AND ELECTRONIC DEVICE Public/Granted day:2010-11-18
Information query