Invention Grant
US08476771B2 Configuration of connections in a 3D stack of integrated circuits 有权
集成电路三维堆叠中的连接配置

Configuration of connections in a 3D stack of integrated circuits
Abstract:
There is provided a connection configuration for a multiple layer chip stack having two or more strata. Each of the two or more strata has multiple circuit components, a front-side and a back-side. The connection configuration includes a connection pair having as members a front-side connection and a backside connection unconnected to the front-side connection. The front-side connection and the backside connection are co-located with respect to each other on a given stratum from among the two or more strata, and are respectively connected to different ones of the multiple circuit components on the given stratum. At least one of the front-side connection and the backside connection is also connected to a particular one of the multiple circuit components on an adjacent stratum to the given stratum from among the two or more strata.
Public/Granted literature
Information query
Patent Agency Ranking
0/0