发明授权
US08482977B2 Multi-bit cell memory devices using error correction coding and methods of operating the same 有权
使用纠错编码的多位单元存储器件及其操作方法

Multi-bit cell memory devices using error correction coding and methods of operating the same
摘要:
A memory device includes a plurality of multi-bit memory cells. A plurality of input data bits are encoded according to an error correction code to generate a codeword including a plurality of groups of bits. Respective ones of the plurality of multi-bit memory cells are programmed to represent respective ones of the groups of bits of the codeword. The groups of bits of the codeword may be groups of consecutive bits. In some embodiments, the multi-bit memory cells are each configured to store in bits and a length of the codeword is an integer multiple of m. Data may be read from the multi-bit memory cells in page units or cell units to recover the codeword, and the recovered code word may be decode according to the error correction code to recover the input data bits.
信息查询
0/0