Multi-layered memory devices
Abstract:
A multi-layered memory device is provided. The multi-layered memory device includes two or more memory units and an active circuit unit arranged between each of the two or more memory units. The active circuit includes a decoder. Each memory unit includes one or more memory layers. Each memory layer includes a memory array.
Public/Granted literature
Information query
Patent Agency Ranking
0/0