- 专利标题: Methods and apparatus for providing a scalable deblocking filtering assist function within an array processor
-
申请号: US11737175申请日: 2007-04-19
-
公开(公告)号: US08542744B2公开(公告)日: 2013-09-24
- 发明人: Mihailo M. Stojancic , Gerald George Pechanek
- 申请人: Mihailo M. Stojancic , Gerald George Pechanek
- 申请人地址: US CA San Jose
- 专利权人: Altera Corporation
- 当前专利权人: Altera Corporation
- 当前专利权人地址: US CA San Jose
- 代理机构: Law Offices of Peter H. Priest, PLLC
- 主分类号: H04N7/12
- IPC分类号: H04N7/12 ; H04N9/64 ; H04N5/222
摘要:
Apparatus and methods for scalable block pixel filtering are described. A block filtering instruction is issued to a processing element (PE) to initiate block pixel filtering hardware by causing at least one command and at least one parameter be sent to a command and control function associated with the PE. A block of pixels is fetched from a PE local memory to be stored in a register file of a hardware assist module. A sub-block of pixels is processed to generate sub-block parameters and the block of pixels is filtered in a horizontal/vertical edge filtering computation pipeline using the sub-block parameters.
公开/授权文献
信息查询