Invention Grant
US08546189B2 Semiconductor device and method of forming a wafer level package with top and bottom solder bump interconnection 有权
半导体器件和形成具有顶部和底部焊料凸块互连的晶片级封装的方法

Semiconductor device and method of forming a wafer level package with top and bottom solder bump interconnection
Abstract:
A semiconductor device is made by forming solder bumps over a copper carrier. Solder capture indentations are formed in the copper carrier to receive the solder bumps. A semiconductor die is mounted to the copper carrier using a die attach adhesive. The semiconductor die has contact pads formed over its active surface. An encapsulant is deposited over the copper carrier, solder bumps, and semiconductor die. A portion of the encapsulant is removed to expose the solder bumps and contact pads. A conductive layer is formed over the encapsulant to connect the solder bumps and contact pads. The conductive layer operates as a redistribution layer to route electrical signals from the solder bumps to the contact pads. The copper carrier is removed. An insulating layer is formed over the conductive layer and encapsulant. A plurality of semiconductor devices can be stacked and electrically connected through the solder bumps.
Information query
Patent Agency Ranking
0/0