Invention Grant
US08574999B2 Blocking layers for leakage current reduction in DRAM devices 有权
阻塞层用于DRAM器件的漏电流降低

Blocking layers for leakage current reduction in DRAM devices
Abstract:
A method for forming a DRAM MIM capacitor stack having low leakage current involves the use of a first electrode that serves as a template for promoting the high k phase of a subsequently deposited dielectric layer. The high k dielectric layer comprises a doped material that can be crystallized after a subsequent annealing treatment. An amorphous blocking is formed on the dielectric layer. The thickness of the blocking layer is chosen such that the blocking layer remains amorphous after a subsequent annealing treatment. A second electrode layer compatible with the blocking layer is formed on the blocking layer.
Public/Granted literature
Information query
Patent Agency Ranking
0/0