Invention Grant
- Patent Title: Blocking layers for leakage current reduction in DRAM devices
- Patent Title (中): 阻塞层用于DRAM器件的漏电流降低
-
Application No.: US13738865Application Date: 2013-01-10
-
Publication No.: US08574999B2Publication Date: 2013-11-05
- Inventor: Sandra G. Malhotra , Hanhong Chen , Wim Y. Deweerd , Hiroyuki Ode
- Applicant: Intermolecular Inc. , Elpida Memory, Inc
- Applicant Address: US CA San Jose JP Tokyo
- Assignee: Intermolecular, Inc.,Elpida Memory, Inc.
- Current Assignee: Intermolecular, Inc.,Elpida Memory, Inc.
- Current Assignee Address: US CA San Jose JP Tokyo
- Main IPC: H01L21/20
- IPC: H01L21/20 ; H01L29/94

Abstract:
A method for forming a DRAM MIM capacitor stack having low leakage current involves the use of a first electrode that serves as a template for promoting the high k phase of a subsequently deposited dielectric layer. The high k dielectric layer comprises a doped material that can be crystallized after a subsequent annealing treatment. An amorphous blocking is formed on the dielectric layer. The thickness of the blocking layer is chosen such that the blocking layer remains amorphous after a subsequent annealing treatment. A second electrode layer compatible with the blocking layer is formed on the blocking layer.
Public/Granted literature
- US20130122683A1 BLOCKING LAYERS FOR LEAKAGE CURRENT REDUCTION IN DRAM DEVICES Public/Granted day:2013-05-16
Information query
IPC分类: