Invention Grant
US08637995B2 Bonded semiconductor structures including two or more processed semiconductor structures carried by a common substrate
有权
包含由公共基板承载的两个或多个处理的半导体结构的结合的半导体结构
- Patent Title: Bonded semiconductor structures including two or more processed semiconductor structures carried by a common substrate
- Patent Title (中): 包含由公共基板承载的两个或多个处理的半导体结构的结合的半导体结构
-
Application No.: US13657327Application Date: 2012-10-22
-
Publication No.: US08637995B2Publication Date: 2014-01-28
- Inventor: Mariam Sadaka
- Applicant: Soitec , Mariam Sadaka
- Applicant Address: FR Bernin
- Assignee: SOITEC
- Current Assignee: SOITEC
- Current Assignee Address: FR Bernin
- Agency: Traskbritt, P.C.
- Main IPC: H01L23/52
- IPC: H01L23/52 ; H01L23/48 ; H01L29/40

Abstract:
Methods of forming semiconductor devices include providing a substrate including a layer of semiconductor material on a layer of electrically insulating material. A first metallization layer is formed over a first side of the layer of semiconductor material. Through wafer interconnects are foamed at least partially through the substrate. A second metallization layer is formed over a second side of the layer of semiconductor material opposite the first side thereof. An electrical pathway is provided that extends through the first metallization layer, the substrate, and the second metallization layer between a first processed semiconductor structure carried by the substrate on the first side of the layer of semiconductor material and a second processed semiconductor structure carried by the substrate on the first side of the layer of semiconductor material. Semiconductor structures are fabricated using such methods.
Public/Granted literature
Information query
IPC分类: