Invention Grant
US08649755B2 Timing circuit calibration in devices with selectable power modes
有权
具有可选功率模式的器件中的定时电路校准
- Patent Title: Timing circuit calibration in devices with selectable power modes
- Patent Title (中): 具有可选功率模式的器件中的定时电路校准
-
Application No.: US13329174Application Date: 2011-12-16
-
Publication No.: US08649755B2Publication Date: 2014-02-11
- Inventor: Mark L. Moeglein , Ahmad Jalali , Bin Tian , Scott King
- Applicant: Mark L. Moeglein , Ahmad Jalali , Bin Tian , Scott King
- Applicant Address: US CA San Diego
- Assignee: QUALCOMM Incorporated
- Current Assignee: QUALCOMM Incorporated
- Current Assignee Address: US CA San Diego
- Agency: Berkeley Law & Technology Group, LLP
- Main IPC: H04B1/16
- IPC: H04B1/16

Abstract:
Techniques are provided which may be implemented in various methods, apparatuses, and/or articles of manufacture for use by a device that is operable in a plurality of modes, including “higher power mode” and a “lower power mode”. A timing circuit may be set based, at least in part, on a phase value obtained from a signal from a ground-based transmitter, and operation of the device may be selectively transitioned to a lower power mode wherein the device uses the timing circuit. In certain example implementations, operation of the device to the lower power mode may be selectively transition and based, at least in part, on a determination that one or more attribute values satisfy a profile test indicating that the electronic device is likely to be within a characterized environment, and/or a determination that the electronic device is likely to be in a constrained motion state.
Public/Granted literature
- US20130154693A1 TIMING CIRCUIT CALIBRATION IN DEVICES WITH SELECTABLE POWER MODES Public/Granted day:2013-06-20
Information query