Invention Grant
US08667257B2 Detecting branch direction and target address pattern and supplying fetch address by replay unit instead of branch prediction unit
有权
检测分支方向和目标地址模式，并通过重播单元而不是分支预测单元提供提取地址
- Patent Title: Detecting branch direction and target address pattern and supplying fetch address by replay unit instead of branch prediction unit
- Patent Title (中): 检测分支方向和目标地址模式，并通过重播单元而不是分支预测单元提供提取地址
-
Application No.: US12943859Application Date: 2010-11-10
-
Publication No.: US08667257B2Publication Date: 2014-03-04
- Inventor: Ravindra N. Bhargava , David Suggs , Anthony X. Jarvis
- Applicant: Ravindra N. Bhargava , David Suggs , Anthony X. Jarvis
- Applicant Address: US CA Sunnyvale
- Assignee: Advanced Micro Devices, Inc.
- Current Assignee: Advanced Micro Devices, Inc.
- Current Assignee Address: US CA Sunnyvale
- Agency: Meyertons, Hood, Kivlin, Kowert & Goetzel, P.C.
- Agent Paul T. Seegers
- Main IPC: G06F9/38
- IPC: G06F9/38
Abstract:
Techniques are disclosed relating to improving the performance of branch prediction in processors. In one embodiment, a processor is disclosed that includes a branch prediction unit configured to predict a sequence of instructions to be issued by the processor for execution. The processor also includes a pattern detection unit configured to detect a pattern in the predicted sequence of instructions, where the pattern includes a plurality of predicted instructions. In response to the pattern detection unit detecting the pattern, the processor is configured to switch from issuing instructions predicted by the branch prediction unit to issuing the plurality of instructions. In some embodiments, the processor includes a replay unit that is configured to replay fetch addresses to an instruction fetch unit to cause the plurality of predicted instructions to be issued.
Public/Granted literature
- US20120117362A1 REPLAY OF DETECTED PATTERNS IN PREDICTED INSTRUCTIONS Public/Granted day:2012-05-10
Information query
