Invention Grant
US08691689B1 Methods for fabricating integrated circuits having low resistance device contacts 有权
制造具有低电阻器件触点的集成电路的方法

Methods for fabricating integrated circuits having low resistance device contacts
Abstract:
Methods for fabricating integrated circuits having low resistance device contacts are provided. One method includes depositing an ILD layer of insulating material overlying a device region that includes a metal silicide region. The ILD layer is etched to form a sidewall that defines a contact opening formed through the ILD layer exposing the metal silicide region. A liner is formed overlying the sidewall and the metal silicide region and defines an inner cavity in the contact opening. A copper layer is formed overlying the liner and at least partially filling the inner cavity. The copper layer is etched to expose an upper portion of the liner while leaving a copper portion disposed in a bottom portion of the inner cavity. Copper is electrolessly deposited on the copper portion to fill a remaining portion of the inner cavity.
Information query
Patent Agency Ranking
0/0