Invention Grant
US08731098B2 Multiple gigahertz clock-data alignment scheme 有权
多千兆赫兹时钟数据对准方案

Multiple gigahertz clock-data alignment scheme
Abstract:
A transmitting system includes a clock system and a data system. The clock system is configured to receive a clock having a first value and produce a control signal having a second, different value and an output clock having the first value. The data system is configured to receive data and the control signal and to align the data with the output clock, based on the control signal, to produce output data. The clock system includes a driver configured to produce the output clock, a divider configured to divide the received clock, and a phase interpolator configured to rotate the divided clock to produce the control signal. Also, the data is parallel data, and the data system includes a multiplexer configured to receive the parallel data and to use the control signal to serialize the parallel data as the aligned data and a driver configured to produce the output data.
Public/Granted literature
Information query
Patent Agency Ranking
0/0