发明授权
US08759907B2 Memory device having buried bit line and vertical transistor and fabrication method thereof
有权
具有掩埋位线和垂直晶体管的存储器件及其制造方法
- 专利标题: Memory device having buried bit line and vertical transistor and fabrication method thereof
- 专利标题(中): 具有掩埋位线和垂直晶体管的存储器件及其制造方法
-
申请号: US13094796申请日: 2011-04-26
-
公开(公告)号: US08759907B2公开(公告)日: 2014-06-24
- 发明人: Tieh-Chiang Wu , Yi-Nan Chen , Hsien-Wen Liu
- 申请人: Tieh-Chiang Wu , Yi-Nan Chen , Hsien-Wen Liu
- 申请人地址: TW Kueishan, Tao-Yuan Hsien
- 专利权人: Nanya Technology Corp.
- 当前专利权人: Nanya Technology Corp.
- 当前专利权人地址: TW Kueishan, Tao-Yuan Hsien
- 代理商 Winston Hsu; Scott Margo
- 主分类号: H01L29/78
- IPC分类号: H01L29/78 ; H01L21/336 ; H01L27/108 ; H01L29/66
摘要:
A method of forming a buried bit line is provided. A substrate is provided and a line-shaped trench region is defined in the substrate. A line-shaped trench is formed in the line-shaped trench region of the substrate. The line-shaped trench includes a sidewall surface and a bottom surface. Then, the bottom surface of the line-shaped trench is widened to form a curved bottom surface. Next, a doping area is formed in the substrate adjacent to the curved bottom surface. Lastly, a buried conductive layer is formed on the doping area such that the doping area and the buried conductive layer together constitute the buried bit line.