发明授权
US08774228B2 Timing recovery method and apparatus for an input/output bus with link redundancy 有权
具有链路冗余的输入/输出总线的定时恢复方法和装置

Timing recovery method and apparatus for an input/output bus with link redundancy
摘要:
Methods and apparatus are provided for timing recovery for an input/output bus with link redundancy. A parallel input/output interface receiver includes a plurality of data receivers, each configured to respectively receive input data from a respective one of n+m channels, where n is an integer greater than one and m is an integer greater than or equal to one. The input data is non-calibration data for the n channels and is calibration data for the m channels. The interface receiver further includes a first phase adjustor configured to provide a first clock signal to the plurality of data receivers for sampling of only the non-calibration data at any given time, and a second phase adjustor configured to provide a second clock signal to the plurality of data receivers for sampling of only the calibration data at any given time.
信息查询
0/0