Invention Grant
US08816748B2 Jitter reduction in high speed low core voltage level shifter 有权
高速低电压电平转换器的抖动降低

Jitter reduction in high speed low core voltage level shifter
Abstract:
An apparatus comprising a level shifter circuit and a control circuit. The level shifter circuit may be configured to generate a differential output in response to (i) a first differential input, (ii) a second differential input and (iii) a first supply. The level shifter circuit comprises a first pull down transistor pair operating with the first supply. The control circuit may be configured to generate the second differential input in response to (i) the first differential input and (ii) a second supply. The control circuit generally comprises a second pull down transistor pair operating with the second supply. The first supply has a higher voltage than the second supply.
Public/Granted literature
Information query
Patent Agency Ranking
0/0