Invention Grant
US08839071B2 Semiconductor memory devices that are configured to analyze read failures and related methods of operating such devices 有权
被配置为分析读取故障的半导体存储器件以及操作这些器件的相关方法

Semiconductor memory devices that are configured to analyze read failures and related methods of operating such devices
Abstract:
Semiconductor memory devices are provided that include a nonvolatile memory that has a plurality of memory cells and a memory controller that is configured to control at least some of the operations of the nonvolatile memory. The memory controller include an error correction unit. Moreover, the memory controller is configured to determine whether a read failure that occurs during a read operation of a first of the plurality of memory cells is due to charge leakage based at least in part on an output of the error correction unit. Related methods are also disclosed.
Information query
Patent Agency Ranking
0/0