Invention Grant
US08853863B2 Semiconductor device with die stack arrangement including staggered die and efficient wire bonding 有权
具有管芯堆叠布置的半导体器件包括交错管芯和有效的引线接合

Semiconductor device with die stack arrangement including staggered die and efficient wire bonding
Abstract:
A semiconductor die package is disclosed. An example of the semiconductor package includes a first group of semiconductor die interspersed with a second group of semiconductor die. The die from the first and second groups are offset from each other along a first axis and staggered with respect to each other along a second axis orthogonal to the first axis. A second example of the semiconductor package includes an irregular shaped edge and a wire bond to the substrate from a semiconductor die above the lowermost semiconductor die in the package.
Information query
Patent Agency Ranking
0/0