Invention Grant
- Patent Title: Systems and methods for preventing adjacent track erasure
- Patent Title (中): 防止相邻轨道擦除的系统和方法
-
Application No.: US13886170Application Date: 2013-05-02
-
Publication No.: US08854760B1Publication Date: 2014-10-07
- Inventor: Lu Lu , Haitao Xia , Jianzhong Huang
- Applicant: LSI Corporation
- Applicant Address: US CA San Jose
- Assignee: LSI Corporation
- Current Assignee: LSI Corporation
- Current Assignee Address: US CA San Jose
- Agency: Hamilton DeSanctis & Cha
- Main IPC: G11B5/09
- IPC: G11B5/09 ; G11B20/18

Abstract:
A data processing circuit includes a subtraction circuit operable to subtract an ideal version of a data pattern from a sampled version of a data pattern to yield a difference signal, an error calculation circuit operable to calculate an error between the ideal version of the data pattern and the sampled version of the data pattern based on the difference signal, and a comparator circuit operable to compare the error with a threshold value and operable to assert a track refresh signal if the error is greater than the threshold value. The track refresh signal is operable to trigger a magnetic storage device to refresh data on a data track.
Public/Granted literature
- US20140307345A1 Systems and Methods for Preventing Adjacent Track Erasure Public/Granted day:2014-10-16
Information query
IPC分类: