Invention Grant
US08856769B2 Adaptive instruction prefetching and fetching memory system apparatus and method for microprocessor system
有权
自适应指令预取和取出微处理器系统的存储器系统装置和方法
- Patent Title: Adaptive instruction prefetching and fetching memory system apparatus and method for microprocessor system
- Patent Title (中): 自适应指令预取和取出微处理器系统的存储器系统装置和方法
-
Application No.: US13658723Application Date: 2012-10-23
-
Publication No.: US08856769B2Publication Date: 2014-10-07
- Inventor: Yong-Kyu Jung
- Applicant: Yong-Kyu Jung
- Main IPC: G06F9/44
- IPC: G06F9/44

Abstract:
A method and system of the instruction packing and scaling are designed for simultaneously enhancing energy efficiency by concurrent and advanced prefetching/fetching instructions via the small and/or banked caches and for improving the performance of microprocessors by reducing the fraction of program and by employing the simple and fast caches. The invention is also designed for converting high fraction code to simplified, branch-reduced, and hidden code during compilation time, for storing packed/scaled code to concurrently accessible the plurality of caches and main memories, and for reverting the code to the native instructions during the instruction prefetch and fetch operations. Consequently, the invention does not forward many flow control instructions including procedure callers/returns and unconditional branches to microprocessors. In particular, the invention accurately prefetches/fetches instructions from the main memories to small, simple, and fast caches, which significantly reduce leakage and dynamic power dissipation, access time, and chip area.
Public/Granted literature
Information query