发明授权
US08890726B2 Data interface clock generation 有权
数据接口时钟生成

Data interface clock generation
摘要:
In one embodiment, an apparatus may include a clock generator to generate a first clock signal. The apparatus may also include a serializer to generate serial data based on a transmit clock signal and parallel input data. The apparatus may also include a signal generator to generate at least two differential signals based on the first clock signal and the serial data.
公开/授权文献
信息查询
0/0