Invention Grant
US08943507B2 Packet assembly module for multi-core, multi-thread network processors 有权
分组汇编模块,用于多核,多线程网络处理器

Packet assembly module for multi-core, multi-thread network processors
Abstract:
Described embodiments provide a packet assembler for a network processor. The network processor includes a plurality of processing modules for processing received packets into one or more processed-packet portions. A shared system memory of the network processor receives processed-packet portions corresponding to packet assemblies. Each of the packet assemblies has associated tasks. A packet assembly processor constructs an output packet for each packet assembly from the processed-packet portions in accordance with instructions from the tasks associated with the packet assembly. The packet assembly processor coordinates storage of the processed-packet portions for each output packet that is read from the system memory based on the instructions from the tasks associated with the corresponding packet assembly.
Information query
Patent Agency Ranking
0/0