Invention Grant
US08943507B2 Packet assembly module for multi-core, multi-thread network processors
有权
分组汇编模块,用于多核,多线程网络处理器
- Patent Title: Packet assembly module for multi-core, multi-thread network processors
- Patent Title (中): 分组汇编模块,用于多核,多线程网络处理器
-
Application No.: US12971742Application Date: 2010-12-17
-
Publication No.: US08943507B2Publication Date: 2015-01-27
- Inventor: Deepak Mital , James Clee , Jerry Pirog
- Applicant: Deepak Mital , James Clee , Jerry Pirog
- Main IPC: G06F7/68
- IPC: G06F7/68 ; G06F15/167 ; G06F9/38

Abstract:
Described embodiments provide a packet assembler for a network processor. The network processor includes a plurality of processing modules for processing received packets into one or more processed-packet portions. A shared system memory of the network processor receives processed-packet portions corresponding to packet assemblies. Each of the packet assemblies has associated tasks. A packet assembly processor constructs an output packet for each packet assembly from the processed-packet portions in accordance with instructions from the tasks associated with the packet assembly. The packet assembly processor coordinates storage of the processed-packet portions for each output packet that is read from the system memory based on the instructions from the tasks associated with the corresponding packet assembly.
Public/Granted literature
- US20110222540A1 PACKET ASSEMBLY MODULE FOR MULTI-CORE, MULTI-THREAD NETWORK PROCESSORS Public/Granted day:2011-09-15
Information query