An output circuit includes: a first PMOS transistor and a second PMOS transistor connected in series between a high potential side power supply and an output node; a first NMOS transistor and a second NMOS transistor connected in series between a low potential side power supply and the output node; a bias voltage generation circuit outputting a first bias voltage to a first bias node connected to a gate terminal of the second PMOS transistor and a second bias voltage to a second bias node connected to a gate terminal of the second NMOS transistor; first and second bias voltage stabilization circuits suppressing fluctuations in the first and second bias voltages; and a control circuit detecting a change in a signal that fluctuates the first bias voltage and the second bias voltage and controlling the first and second bias voltage stabilization circuits.