Invention Grant
- Patent Title: Semiconductor package and fabrication method thereof
- Patent Title (中): 半导体封装及其制造方法
-
Application No.: US13753930Application Date: 2013-01-30
-
Publication No.: US08952528B2Publication Date: 2015-02-10
- Inventor: Chien-Feng Chan , Chun-Tang Lin , Yi Che Lai
- Applicant: Siliconware Precision Industries Co., Ltd.
- Applicant Address: TW Taichung
- Assignee: Siliconware Precision Industries Co., Ltd.
- Current Assignee: Siliconware Precision Industries Co., Ltd.
- Current Assignee Address: TW Taichung
- Agency: Mintz Levin Cohn Ferris Glovsky and Popeo, P.C.
- Agent Peter F. Corless; Steven M. Jensen
- Priority: TW101143204A 20121120
- Main IPC: H01L33/02
- IPC: H01L33/02 ; H01L49/02 ; H01L23/498 ; H01L23/00 ; H01L25/065 ; H01L25/00 ; H01L23/31 ; H01L21/56

Abstract:
A semiconductor package is provided. The semiconductor package includes a semiconductor chip having opposite first and second surfaces; an RDL structure formed on the first surface of the semiconductor chip and having opposite third and fourth surfaces and a plurality of first conductive through holes penetrating the third and fourth surfaces thereof, wherein the RDL structure is formed on the semiconductor chip through the fourth surface thereof and electrically connected to the semiconductor chip through a plurality of first conductive elements, and the third surface of the RDL structure has a redistribution layer formed thereon; a plurality of conductive bumps formed on the redistribution layer; and an encapsulant formed on the first surface of the semiconductor chip for encapsulating the RDL structure, wherein the conductive bumps are embedded in and exposed from the encapsulant. The invention effectively prevents warpage of the semiconductor package and improves the electrical connection significantly.
Public/Granted literature
- US20140138791A1 SEMICONDUCTOR PACKAGE AND FABRICATION METHOD THEREOF Public/Granted day:2014-05-22
Information query
IPC分类: