Invention Grant
- Patent Title: Method for manufacturing semiconductor device
- Patent Title (中): 制造半导体器件的方法
-
Application No.: US13677663Application Date: 2012-11-15
-
Publication No.: US08956929B2Publication Date: 2015-02-17
- Inventor: Yuji Egi , Hideomi Suzawa , Shinya Sasagawa
- Applicant: Semiconductor Energy Laboratory Co., Ltd.
- Applicant Address: JP Atsugi-shi, Kanagawa-ken
- Assignee: Semiconductor Energy Laboratory Co., Ltd.
- Current Assignee: Semiconductor Energy Laboratory Co., Ltd.
- Current Assignee Address: JP Atsugi-shi, Kanagawa-ken
- Agency: Robinson Intellectual Property Law Office, P.C.
- Agent Eric J. Robinson
- Priority: JP2011-263027 20111130
- Main IPC: H01L21/84
- IPC: H01L21/84 ; H01L21/20 ; H01L21/4763 ; H01L21/302 ; H01L29/786 ; H01L27/12 ; H01L27/146 ; H01L21/02

Abstract:
In a semiconductor device including a transistor in which an oxide semiconductor layer, a gate insulating layer, and a gate electrode layer on side surfaces of which sidewall insulating layers are provided are stacked in this order, a source electrode layer and a drain electrode layer are provided in contact with the oxide semiconductor layer and the sidewall insulating layers. In a process for manufacturing the semiconductor device, a conductive layer and an interlayer insulating layer are stacked to cover the oxide semiconductor layer, the sidewall insulating layers, and the gate electrode layer. Then, parts of the interlayer insulating layer and the conductive layer over the gate electrode layer are removed by a chemical mechanical polishing method, so that a source electrode layer and a drain electrode layer are formed. Before formation of the gate insulating layer, cleaning treatment is performed on the oxide semiconductor layer.
Public/Granted literature
- US20130137213A1 METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE Public/Granted day:2013-05-30
Information query
IPC分类: