Invention Grant
US08957793B1 Limit equalizer output based timing loop 有权
限制基于均衡器输出的定时循环

Limit equalizer output based timing loop
Abstract:
Aspects of the disclosure provide a method. The method includes boosting a portion of frequency components of a digital signal that is converted from an analog signal based on a clock signal, generating a decision signal based on the boosted digital signal, generating a timing error signal based on the boosted digital signal and the decision signal, and filtering the timing error signal to generate a voltage signal to control a voltage controlled oscillator to generate the clock signal.
Information query
Patent Agency Ranking
0/0