Invention Grant
US09047965B2 Circuit and method for spin-torque MRAM bit line and source line voltage regulation
有权
自旋扭矩MRAM位线和源极线电压调节的电路和方法
- Patent Title: Circuit and method for spin-torque MRAM bit line and source line voltage regulation
- Patent Title (中): 自旋扭矩MRAM位线和源极线电压调节的电路和方法
-
Application No.: US13720183Application Date: 2012-12-19
-
Publication No.: US09047965B2Publication Date: 2015-06-02
- Inventor: Syed M. Alam , Thomas Andre
- Applicant: Everspin Technologies, Inc.
- Applicant Address: US AZ Chandler
- Assignee: Everspin Technologies, Inc.
- Current Assignee: Everspin Technologies, Inc.
- Current Assignee Address: US AZ Chandler
- Main IPC: G11C11/00
- IPC: G11C11/00 ; G11C11/16

Abstract:
Circuitry and a method for regulating voltages applied to source and bit lines of a spin-torque magnetoresistive random access memory (ST-MRAM) reduces time-dependent dielectric breakdown stress of the word line transistors. During a read or write operation, only the selected bit lines and source lines are pulled down to a low voltage and/or pulled up to a high voltage depending on the operation (write 0, write 1, and read) being performed. The unselected bit lines and source lines are held at the voltage while separately timed signals pull up or pull down the selected bit lines and source lines during read and write operations.
Public/Granted literature
- US20130155763A1 CIRCUIT AND METHOD FOR SPIN-TORQUE MRAM BIT LINE AND SOURCE LINE VOLTAGE REGULATION Public/Granted day:2013-06-20
Information query