Invention Grant
US09069695B2 Correction of block errors for a system having non-volatile memory 有权
纠正具有非易失性存储器的系统的块错误

Correction of block errors for a system having non-volatile memory
Abstract:
Systems and methods are disclosed for correction block errors. In particular, a system can store a parity page per page-modulo, where a pre-determined number of pages of a block or a band of the NVM may be allocated as page-modulo XOR (“PMX”) parity pages. This can be a space efficient approach for recovering from single-block data errors such as, for example, single-page uncorrectable error-correcting codes (“uECCs”) and/or errors caused by word line shorts.
Public/Granted literature
Information query
Patent Agency Ranking
0/0